hls-performance-thesis/code/fpga/no_ndrange.cfg
2021-07-03 17:59:32 +02:00

15 lines
288 B
INI

platform=xilinx_u250_gen3x16_xdma_3_1_202020_1
debug=1
save-temps=1
[connectivity]
nk=fmindex:1:fmindex_1
sp=fmindex_1.bwt:DDR[1]
sp=fmindex_1.alphabet:DDR[2]
sp=fmindex_1.ranks:DDR[3]
sp=fmindex_1.sa:DDR[2]
sp=fmindex_1.ranges:DDR[2]
sp=fmindex_1.out:DDR[1]
[profile]
data=all:all:all